-
-
Notifications
You must be signed in to change notification settings - Fork 21
Pull requests: ethanuppal/marlin
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Allow user specified include paths field for verilog parser + adding parent path of source code to default include dir
Code: Verilog Support
#243
opened May 21, 2026 by
B83C
Loading…
feat(veryl): Bump Veryl to 0.20
Code: Veryl Support
#240
opened May 3, 2026 by
ethanuppal
Owner
Loading…
chore: Require
unsafe blocks to be documented
Code: Spade Support
Code: Verilator
Code: Verilog Support
Code: Veryl Support
#181
opened Feb 27, 2026 by
ethanuppal
Owner
Loading…
3 tasks
feat: Auto-recompile Rust side when source changes
Code: Verilator
Code: Verilog Support
#173
opened Dec 26, 2025 by
ethanuppal
Owner
Loading…
feat: Add functions for name mangling
Code: Verilator
Code: Verilog Support
#170
opened Dec 12, 2025 by
TheZoq2
Contributor
Loading…
Split model into port and evaluator structs
Code: Verilator
Code: Verilog Support
Documentation
#169
opened Dec 12, 2025 by
icewind1991
Loading…
2 tasks done
mark generated raw getters/setting unsafe
Code: Verilog Support
#168
opened Dec 11, 2025 by
icewind1991
Loading…
feat(spade): Bridge Spade types into Rust 🔥
Code: Spade Support
Code: Verilator
#127
opened Mar 30, 2025 by
ethanuppal
Owner
Loading…
5 tasks
ci(perf): Setup performance regressions testing
Infra: CI
#107
opened Mar 11, 2025 by
ethanuppal
Owner
Loading…
ProTip!
What’s not been updated in a month: updated:<2026-06-23.