Design of a low voltage low-dropout regulator
An efficient constant multiplier architecture based on vertical horizontal bi...
Aging aware reliable multiplier design with adaptive hold logic
A high performance fir filter architecture for fixed and reconfigurable appli...
A generalized algorithm and reconfigurable architecture for efficient and sca...
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
Reverse converter design via parallel prefix adders novel components, method...
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Ultrasparse ac link converters
Single inductor dual-output buck–boost power factor correction converter
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Resonance analysis and soft switching design of isolated boost converter with...
Reliability evaluation of conventional and interleaved dc–dc boost converters