#

fully-verified

Here is 1 public repository matching this topic...

Logic-Design-Services / CTU-CAN-FD

CAN FD IP Core in VHDL

asic fpga can-bus ip-core tapeout-proven fully-verified iso-11898-1-2015 100-percent-coverage mainline-linux-support

Updated Jul 20, 2026
VHDL

Improve this page

Add a description, image, and links to the fully-verified topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the fully-verified topic, visit your repo's landing page and select "manage topics."