A Processor design based on a schematic drawn from a lecture by Professor Jeffery for ECE253. The Control Flow has complete logic for the Compute Instructions.